

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/808,056	03/24/2004	Enver Krvavac	MOTB:035US	4214	
75	7590 06/24/2005			EXAMINER	
David D. Bahler, Esq. FULBRIGHT & JAWORSKI, L.L.P.			CHOE, I	CHOE, HENRY	
Suite 2400	C JAW OKSKI, L.L.I .	ART UNIT	PAPER NUMBER		
600 Congress A		2817			
Austin, TX 78	3701		DATE MAILED: 06/24/2009	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

				HIF				
		Application No.	Applicant(s)					
Office Action Summary		10/808,056	KRVAVAC ET AL	<u>-</u> .				
		Examiner	Art Unit					
		Henry K. Choe	2817					
The MAILING DATE of the Period for Reply	is communication appe	ears on the cover shee	t with the correspondence ac	ddress				
A SHORTENED STATUTORY THE MAILING DATE OF THIS  - Extensions of time may be available unde after SIX (6) MONTHS from the mailing d  - If the period for reply specified above is le  - If NO period for reply is specified above, l  - Failure to reply within the set or extended Any reply received by the Office later that earned patent term adjustment. See 37 0	COMMUNICATION.  In the provisions of 37 CFR 1.13 ate of this communication.  Iss than thirty (30) days, a reply the maximum statutory period with period for reply will, by statute, a three months after the mailing	6(a). In no event, however, ma within the statutory minimum o ill apply and will expire SIX (6) cause the application to becon	ay a reply be timely filed  If thirty (30) days will be considered time MONTHS from the mailing date of this one ABANDONED (35 U.S.C. § 133).					
Status								
1) Responsive to communic	cation(s) filed on 24 Ma	arch 2004.						
2a) ☐ This action is FINAL.	,	action is non-final.						
, —			natters, prosecution as to th	e merits is				
closed in accordance wit	h the practice under <i>E</i> .	x parte Quayle, 1935	C.D. 11, 453 O.G. 213.					
Disposition of Claims								
4)⊠ Claim(s) <u>1-24</u> is/are pend	ling in the application.							
4a) Of the above claim(s) is/are withdrawn from consideration.								
· _ · · <del>_ · </del>	Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-24</u> is/are reject								
7) Claim(s) is/are ob								
8) Claim(s) are subject	ect to restriction and/or	election requirement	•					
Application Papers								
9)☐ The specification is objec								
10) $oximes$ The drawing(s) filed on $2$				er.				
			eyance. See 37 CFR 1.85(a).					
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
11) The oath or declaration is	objected to by the Ex	aminer. Note the attac	ched Office Action of form P	10-152.				
Priority under 35 U.S.C. § 119								
2. Certified copies of	None of: the priority documents the priority documents	s have been received. s have been received		ıl Stage				
	e International Bureau			· ·				
* See the attached detailed	Office action for a list of	of the certified copies	not received.					
Attachment(s)								
1) Notice of References Cited (PTO-89)	2)	4) 🔲 Interv	iew Summary (PTO-413)					
2) Notice of Draftsperson's Patent Drav	ring Review (PTO-948)	Paper	No(s)/Mail Date	TO 453)				
3) Sinformation Disclosure Statement(s) Paper No(s)/Mail Date 3/24/04.	(PTO-1449 or PTO/SB/08)	5) 🔲 Notice 6) 🔲 Other	e of Informal Patent Application (PT :	U-152)				
• • • • • • • • • • • • • • • • • • • •								

Art Unit: 2817

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-24 are rejected under 35 U.S.C. 102(e) as being anticipated by Thompson (Figs. 2-4).

Regarding claims 1, 5-7, 11, 12, 14-17, 19 and 21-23, Thompson (Figs. 2-4) discloses an amplifier circuit comprising a semiconductor die (a largest rectangle box in Fig. 2), a Doherty amplifier (102 in Fig. 2) integrated on the semiconductor die (see column 5, lines 17-22), the Doherty amplifier (102 in Fig. 2) including a peaking amplifier (112 in Fig. 2) and a carrier amplifier (110 in Fig. 2) which is coupled to the peaking amplifier (112 in Fig. 2), a bias circuit (104 in Fig. 2) which is integrated on the semiconductor die and coupled to the Doherty amplifier (102 in Fig. 2), and a voltage offset circuit (VX404 in Fig. 4) which is integrated on the semiconductor die and coupled to the bias circuit (104 in Fig. 2) and to the Doherty amplifier (102 in Fig. 2) and the voltage offset circuit (VX404 in Fig. 4) and the bias circuit (104 in Fig. 2) together biasing the Doherty amplifier (102 in Fig. 2).

Regarding claims 2, 8 and 18, the bias circuit (104 in Fig. 2) including a FET (246).

Regarding claims 3, 9, 10 and 20, the voltage offset circuit (VX404 in Fig. 4) which determines a drive level at which the peaking amplifier (112 in Fig. 2) is turned to an ON mode since the voltage offset circuit is connected to the base of the peaking amplifier transistor and wherein the voltage offset circuit (VX404 in Fig. 4) is a fixed voltage.

Regarding claims 4, 13 and 24, a resistor divider network (238 in Fig. 3) integrated on the semiconductor die (a largest rectangle box in Fig. 2) and coupled to the carrier amplifier (110 in Fig. 2) and the resistor divider network (238 in Fig. 3) biasing the peaking amplifier (112 in Fig. 2).

## Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Patent numbers (6,262,629; 5,757,229; 4,074,181) are the Doherty amplifiers.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Henry Choe whose telephone number is (571) 272-1760.

HENRY CHOE
PRIMARY EXAMINER